IEEE 1076.3 Standard VHDL Synthesis Packages
 |
| Purchase Information |
| Use this form to request purchase information on IEEE online subscriptions. |
|
|
Document IEEE 1076.3 is offered by IHS as part of an online subscription. This subscription contains many documents on the same topic.
You may also purchase this document alone from the IHS Standards Store.
IEEE 1076.3 Document Information:
Title
Standard VHDL Synthesis Packages
The Institute of Electrical and Electronics Engineers, Inc.
Publication Date:
Mar 20, 1997
Scope:
This standard defines standard practices for synthesizing binary digital electronic circuits from VHDL source code. It includes the following:
a) The hardware interpretation of values belonging to the BIT and BOOLEAN types defined by IEEE Std 1076-1993 and to the STD_ULOGIC type defined by IEEE Std 1164-1993.
b) A function (STD_MATCH) that provides "don't care" or "wild card" testing of values based on the STD_ULOGIC type.
c) Standard functions for representing sensitivity to the edge of a signal.
d) Two packages that define vector types for representing signed and unsigned arithmetic values, and that define arithmetic, shift, and type conversion operations on those types.
This standard is designed for use with IEEE Std 1076-1993. Modifications that may be made to the packages for use with the previous edition, IEEE Std 1076-1987, are described in 7.2.
About IHS
IHS (NYSE: IHS) is a leading global provider of critical technical information, decision-support tools and related services in a number of industries including aerospace and defense, automotive, construction, electronics, and energy. IHS serves customers ranging from large governments and multinational corporations to smaller companies and technical professionals in more than 100 countries. IHS been in business for more than 45 years and employ more than 2,300 people around the world.
