IHS Inc. The Source for Critical Information and Insight
Electronics |  Change  

Go
 
 

IEEE Approves On-Chip Scan Compression Standard - IEEE 1450.6.1

August 7, 2009 // Published as a news service by IHS

  
IHS Sells IEEE Documents
IHS is a leading provider of online access to large document collections from IEEE.
For more information and a free price quote, please complete the form below.
IEEE Communications
IEEE Computers & Electronics
IEEE Instruments & Terminology
First Name:

Last Name:

Email Address:
The Institute of Electrical and Electronics Engineers (IEEE) approved IEEE 1450.6.1 - Standard for Describing On-Chip Scan Compression.

This standard for integrated circuit (IC) test is also known as the open compression interface (OCI). It was initially created within the Accellera standards-setting organization and was transferred to the IEEE following Accellera's ratification.

OCI defines how information is passed from scan insertion to pattern generation and from pattern generation to diagnosis, allowing tools from different vendors to be used regardless of what on-chip scan compression logic is used.

It describes on-chip scan compression structures, operation and connectivity, which promote electronic design automation tool interoperability for pattern generation and diagnosis.

"The approval of IEEE 1450.6.1 opens up opportunities for chip manufacturers, design automation and the makers of automated test equipment," said Bruce D. Cory, chair for the IEEE working group which shepherded the standard.

"After on-chip scan compression was developed, each vendor had their own, different set of methods to pass necessary information from scan insertion to pattern generation and from pattern generation to diagnosis. This created significant competitive barriers. Now this standard allows the test industry to use a variety of tools, regardless of what on-chip scan compression logic was used," he said.

"Electronic design industry participants worked together as part of our Accellera Technical Subcommittee to improve design and test tool interoperability and to develop and achieve approval for our newest IEEE standard, IEEE 1450.6.1, which helps improve and reduce the costs of on-chip testability and manufacturing," said Shrenik Mehta, Accellera chair.

"The new standard helps make it possible to test silicon even if an IC design or its embedded intellectual property was developed using different design and test software," Mehta said.

IEEE 1450.6.1 was sponsored by the Test Technology Committee of the IEEE Computer Society.

Source: Institute of Electrical and Electronics Engineers Standards Association (IEEE-SA).


ELECTRONICS & TELECOMMUNICATIONS NEWS
November 18, 2009
Internet Directory Moves Toward Internationalized Domain Names
The Internet Corporation for Assigned Names and Numbers (ICANN), which manages the Internet's core address directory, announced on Nov. 16 that ... more
November 13, 2009
Canada, U.S., Mexico Publish Compact Fluorescent Lamp Standard
The Canadian Standards Association (CSA) teamed with Underwriters Laboratories (UL) Inc. and Mexico's National Association of Standardization ... more
November 9, 2009
Agreement Reached on Far-Reaching EU Telecoms Reform Package
The European Parliament (EP) and European Council of Ministers reached agreement on Nov. 5 regarding the long-anticipated telecoms reform legislation ... more
November 5, 2009
ITU Approves G.hn Standard for Wired Home Networks
The International Telecommunication Union (ITU) approved G.hn, a technical standard for home networking systems and applications. ... more
October 30, 2009
EC Proposes New Uses for Spectrum Freed Up by Digital TV Switch
On Oct. 28, the European Commission (EC) set out plans for a coordinated distribution of newly available radio spectrum to encourage investment ... more
Show All..